Writing while reading registers

R. Guerraoui Distributed Programming Laboratory



© R. Guerraoui, M. Vukolic, S. Gilbert



When readers need to write?

Register Implementation (readers don't write):

Read()

1: x := read(...) 2: y := read(...) 3: return(x)



SRSW *regular* ⇒ SRSW *atomic*

- *Reg* : SRSW *register*
- *t*, *x* : local variables
- Read()
 1. (t', x') = Reg.read()
 2. <u>if</u> (t' > t) <u>then</u> t:=t'; x:=x'
 3. return(x)
- Write(v)
 - 1. t := t+1
 - 2. Reg.write(v,t);

SRSW *regular* ⇒ SRSW *atomic*

- Not for multiple readers...
- Not without timestamps...
 - variable t representing logical time
- What is behind these limitations?

Bound on SWSR atomic register implementations

~ Theorem 1:

There is no *wait-free* algorithm that:

- Implements a <u>SWSR atomic</u> register.
- Uses a *finite* number of SWSR *regular* registers.
- The registers can be written only by the writer (of the atomic register).



The proof

- Assume an algorithm... show contradiction
- Replace any number of SWSR regular registers with a single one (w.l.o.g) - reg



- Consider an execution in which the writer alternates writing 0 and 1 infinitely many times.
 - *reg* can assume **finite** number of values.
 - There is a value v0 that appears infinitely many times in *reg* after a **Write(0)**.



- Consider the subset of Write(1) ops starting when reg is in state v0.
 - *reg* can assume **finite** number of values after Write(1).
 - There is a value vn that appears infinitely many times in *reg* after a Write(1).



The state of *reg* changes infinitely many times from v0 to vn when Write(1) occurs. *s*

Similarily (generalization):

There must exist values v₀, v₁, ... v_n, such that
a) v₀ is the value of *reg* before infinite Write(1) ops.
b) v_n is the value of *reg* after infinite Write(1) ops.
c) ∀i<n: *reg* changes infinitely many times from v_i to v_{i+1} during infinite Write(1) ops.





Execution 1



Read() returns 0





Read() returns 1





Execution 2

- There is a minimum i (0<i<=n) such that:</p>
 If the reader always reads v_i, then:
 - The reader returns 1.
 - If the reader always reads v_{i-1} , then:
 - The reader returns 0.





If readers write (and writers read), executions 1 and 2 do not have to be indistinguishable to the reader. Execution 1 (shown in this slide) has an infinite no. of writes. We could imagine the algorithm in which the reader writes something (say a bit) before the first low-level read. This is read by writer at the end of Write(1). The reader does not change this bit before next Read.

Then, the writer simply writes some aditional bit at the begining of the next change from 0 to 1. Hence, reader reads this in the second low-level read along with vi. This makes the reader distinguish execution 1 from execution 2.

Summary

- The reader needs to write in order to reduce the space complexity:
 - *«* Reduce space from *unbounded* to *bounded*.
 - Key requirement: reader—writer communication
- The (bounded) algorithm will come a bit later

Single to *Multi* Reader: SRSW atomic to MRSW atomic

Write(v) 1. t1 := t1+1 2. for j = 1 to N 3. WReq.write(v,t1)

Single to *Multi* Reader: SRSW atomic to MRSW atomic

Read()

- 1. $\underline{\text{for } j} = 1 \underline{\text{to } N} \underline{\text{do}}$
- 2. (t[j], x[j]) := *RReg*[i, j].read()
- 3. (t[0], x[0]) = *WReg*[i].read()
- 4. (t, x) := highest(t[..], x[..])
- 5. <u>for</u> j = 1 to N do
- 6. *RReg*[j, i].write(t, x)
- 7. return(x)

Single to *Multi* Reader: SRSW atomic to MRSW atomic

- The transformation would not work for multiple writers
- The transformation would not work if the readers do not communicate (i.e., if a reader does not write)

Bound on SWMR atomic register implementations

- **Theorem 2:**
 - There is no wait-free algorithm that implements a (SWMR) atomic register using any number of (SWSR) atomic registers that can all be written by the writer (of the SWMR atomic register).

Bound on SWMR atomic register implementations

Theorem 2:

There is no *wait-free* algorithm that:

- Implements a <u>SWMR atomic</u> register.
- Uses *any* number of SWSR *atomic* registers.
- The registers can be written only by the writer (of the atomic register).



The proof

- We assume such an algorithm and show contradiction
 - Tenote the SWMR register by reg*
- We assume 2 readers p1 and p2.The writer is pw.

The proof

- We replace all atomic registers read by p1 by a single one reg1.
- We replace all atomic registers read by p2 by a single one reg2



- Consider the first write of 1 into reg*
- This consists of a number of low-level writes w1 to wk into reg1/reg2



The proof (cont'd) ✓ $\forall i \in \{1,2\}, \exists j_i: 1 \le j_i \le k:$ $\forall j < j_i: v_j^i = 0 \text{ and } \forall j \ge j_i: v_j^i = 1$ ✓ Observe that j_1 does not equal j_2 ✓ w_{ii} must write to *regi*



The proof (end) w.l.o.g. assume $j_1 < j_2$



The proof (end) w.l.o.g. assume $j_1 < j_2$



If readers write, the proof is simple to break. Assume that the writer writes a timestamp along the value. The reader p1 would simply writeback the timestamp/value pair to a dedicated SWSR atomic register read by p2 (as in the transformation seen in the class).

Summary

- The readers *need* to write in implementations of:
 - multi-reader
 - wait-free
 - atomic

(out of weaker base objects)

- Fixed when the available space is unbounded
- Same idea:
 - Implementing SWMR atomic from SWMR regular
- We can implement SWMR regular from SWSR atomic

From safe to atomic: one bit

Wait-free implementation one SWSR atomic bit

- Fute force (the reader does not write):
 - 1. SWSR *safe* to SWSR *regular* bit
 - Simple
 - 2. SWSR regular *bit* to SWMR *multivalued*
 - O(N) in space and time
 - 3. SWMR *regular* to SWSR *atomic*
 - Timestamps (unbounded space)

From safe to atomic: one bit

Wait-free implementation of one SWSR atomic bit

Something different:

The reader should write!

Aim for O(1) complexity in space and in time

How many safe bits?

- A single one will not be enough (Theorem 1)We need at least:
 - one for *writer* to write value
 - one for reader will write
- Can we do it with only 2 SWSR safe bits?No...
- Assume two bits
 - V, written by the writer and read by the reader
 - R, written by the reader and read by the water



After Write(1) V must equal 1

Assuming that the initial value is 0

Dual if the initial value is 1

After Write(0) V must equal 0





- The proof holds regardless of the number of bits in which the reader writes
- The writer needs (at least) 2 bits for himself

3 bits are enough (Tromp's algorithm)

2 bits owned (written) by the writer

r V (for a value) and W (control flag)

- I bit owned by the reader (R control flag)
- When the writer executes:

We mean:

1) r :=read(R)

2) <u>if</u> (W=r) <u>then</u> ...

- r is a local variable
- A copy of W is stored localy

Write(v)

- 1: if old \neq v then
- 2: change(V)
- 2: <u>if</u> (W=R) <u>then</u>
- 3: change(₩)

4: old := v

Write(v)

- 0: (<u>if old ≠ v then)</u>
- 1: change(V)

4: (old := v)

- 2: if (W=R) then
- 3: change(₩)

Write(v)

- 1: change(V)
- 2: <u>if</u> (W=R) <u>then</u>

3: change(W)

- Handshaking

 $W \neq R \Leftrightarrow$ there is a new value $W = R \Leftrightarrow$ no new values

Read()

- 1: <u>if</u> (W=R) <u>then</u> return(v)
- 2: x := read(V)
- 3: <u>if</u> (W≠R) <u>then</u> change(R) 4: v := read V
- 5: <u>if (W=R) then</u> return(v)
 6: v := read(V)

7: return(x)

- Liveness straigthforward
- Safety a bit more difficult

Atomicity (review)

For every execution:

- We can assign a *serialization point* for each operation.
- Each operation takes place instantaneously at its serialization point.



Atomicity (conditions)

For every execution:

There exists a *partial order* of operations such that:

- 1. All **Write** operations are ordered.
- 2. Each **Read** operation is ordered with respect to all **write** ops.
- 3. Each **Read** operation returns the value of the immediately preceding **Write** operation.
- 4. If op1 precedes op2, then **not**(op2 < op1) in the ordering.

Atomicity (conditions)

For every execution:

There exists a *partial order* of operations such that:

- 1. All **Write** operations are ordered.
- 2. Each **Read** operation is ordered with respect to all **write** ops.
- 3. Each **Read** operation returns the value of the immediately preceding **Write** operation.
- 4. If op1 precedes op2, then **not**(op2 < op1) in the ordering.

Define ordering:

- 1. Writes are ordered as they are issued.
- 2. Reads:
 - Find last "Read(V)" that precedes return for **Read**.
 - Find "Write(V)" that wrote that value.
 - Write that contains "Write(\vee)" ordered before **Read**.

Atomicity (conditions)

For every execution:

There exists a *partial order* of operations such that:

- 1. All Write operations are ordered.
- 2. Each Read operation is ordered with respect to all Write ops.
- 3. Each **Read** operation returns the value of the immediately preceding **Write** operation.
- 4. If op1 precedes op2, then **not**(op2 < op1) in the ordering.

Define ordering:

- 1. Writes are (trivially) ordered.
- 2. Reads:
 - Find last "Read(V)" that precedes return for **Read**.
 - Find "Write(V)" that wrote that value.
 - Write that contains "Write(V)" ordered before **Read**.

Correctness 1 (Safety)

Each Read operation returns the value of the immediately preceding Write operation.

- Each Read operation returns the value of the immediately preceding Write operation.
 - Assume for the sake of contradiction...



- Case 1: Read op returns on line 5 or 7
 - Returns v or x read *during* **Read** op.
 - V acts like a regular register.
 - read(V) can not return old value.

Contradiction...



- Case 2: **Read** op returns on line 1.
 - Returns v from previous Read op: (R=W)
 - But, after write operation, (R≠W).
 - So there must have been a previous **Read**.
 - And that Read must have "Read(V)"





Correctness 2 (Regularity)

A Read returns the value of the concurrent
 Write or a previous Write.

The writer is only allowed to access the shared memory to change the value of the implemented register. If a read operation is concurrent with a write that changes the value, it is allowed to return both 0 and 1

Correctness 3 (Atomicity)

- Lemma: If Read r1 precedes r2 and ri returns the value written by the Write vi (i=1..2), then v1=v2 or v1 precedes v2
- Proof: Suppose v2 precedes v1 (*)
- r1 does not return the initial value (no Write precedes the initial Write)
- r2 returns some value read by some low-level read from V
 - Otherwise r2 returns the same value as r1 (the initial value)
 - See line 1 of reader's code

- If Read r1 precedes Read r2, then not(r2< r1).</p>
 - Assume for the sake of contradiction...



- \checkmark Let ρ i be the read(V) returned by ri (i=1..2).
- *c* Claim 1: ρ 1 precedes ρ 2
 - $r \rho 1 \in r1$ or some **Read** that precedes r1.
 - ✓ If $\rho 2 \in r^2$, then **Claim 1** is trivial (since $r1 \rightarrow r^2$).



 \checkmark Let ρ i be the read(V) returned by ri (i=1..2).

r **Claim 1:** ρ 1 precedes ρ 2

- $r \rho 1 \in r1$ or some **Read** that precedes r1.
- ✓ If $\rho 2 \notin r^2$, then r2 returns in line 1:
 - Observe that $\rho 1 \neq \rho 2$.
 - $\checkmark If \rho 2 {\rightarrow} r1$ then r1 does not change v

r1 returns in line 1 and $\rho 1 = \rho 2$

√If ρ2∈r1 then:

 $r \rho 1$ is a read(V) in line 2 or 4 of r1 or earlier. $r \rho 2$ is a read(V) in line 4 or 6 of r1 or later.

Claim 2: There is a change(V) operation by writer that started before ρ1 finished and finished after ρ2 started



- Claim 3: Every "Read(W)" operation by the reader between p1 and p2 returns the same value.
- **Proof:** The writer is busy changing V (Claim 2).



- There are 3 exhaustive cases
- (i) ρ1 is x := read(∨) (line 2)
 - $\rho_1 \in r_1$ and r_1 returns in line 7 (**)
 - 2 subcases:

(a) ρ2 is the read in line 4 of r1
Then r1 does not execute line 6
r1 returns in line 5 (contradicts (**))!
(b) ρ2 is some later read
By Claim 3, W=R in line 5 of r1
r1 returns in line 5 (contradicts (**))!

- There are 3 exhaustive cases
- (ii) ρ1 is v := read V (line 4)
 - r1 must return in line 5
 - ✓After finding W=R
 - By Claim 3, W is not changed before ρ2 (i.e., some read V) is invoked
 - ✓ But there is no subsequent read of V, (nor change of R), before W≠R (line 1)
 - ✓ i.e., there is no new read of v before W is changed $\Rightarrow \rho 1 = \rho 2 a$ contradiction w. Claim 1, (*)

- There are 3 exhaustive cases
- \checkmark (iii) ρ 1 is v := read V (line 6)
 - r1 is a subsequent read that returns in line 1
 - Conterwise v is overwritten in line 4

r1 finds W=R in line 1

- By Claim 3, W is not changed before ρ2 (i.e., some read V) is invoked
- For But there is no subsequent read of V, (nor change of R), before W≠R (line 1)

✓i.e., as in case (ii) $\Rightarrow \rho 1 = \rho 2 - a$ contradiction w. Claim 1, (*)

Write(v)

- 1: change(V)
- 2: <u>if</u> (W=R) <u>then</u>

3: change(W)

- Handshaking

 $W \neq R \Leftrightarrow$ there is a new value $W=R \Leftrightarrow$ no new values

Read()

- 1: <u>if</u> (W=R) <u>then</u> return(v)
- 2: x := read(V)
- 3: <u>if</u> (W≠R) <u>then</u> change(R) 4: v := read V
- 5: <u>if (W=R) then</u> return(v)
 6: v := read(V)

7: return(x)

Write(v)

- 1: change(V)
- 2: <u>if</u> (W=R) <u>then</u>

3: change(W)

- Handshaking

 $W \neq R \Leftrightarrow$ there is a new value $W = R \Leftrightarrow$ no new values

Read()

- 1: <u>if</u> (W=R) <u>then</u> return(v)
- 2: x := read(V)
- 3: <u>if (₩≠R) then</u> change(R) 4: v := read V
- 5: <u>if (W=R) then</u> return(v)
 6: v := read(V)

7: return(x)

Condition in line 3?

- There are 3 exhaustive cases
- (i) ρ1 is x := read V (line 2)
 - r ρ 1∈r1 and r1 returns in line 7 (**)
 - 2 subcases:

(a) ρ2 is the read in line 4 of r1
Then r1 does not execute line 6
r1 returns in line 5 (contradicts (**))!
(b) ρ2 is some later read
By Claim 3, W=R in line 5 of r1
r1 returns in line 5 (contradicts (**))!

Condition in line 3?



Write(v)

- 1: change(V)
- 2: <u>if</u> (W=R) <u>then</u>

3: change(W)

- Handshaking

 $W \neq R \Leftrightarrow$ there is a new value $W = R \Leftrightarrow$ no new values

Read()

- 1: <u>if</u> (W=R) <u>then</u> return(v)
- 2: x := read(V)
- 3: <u>if</u> (W≠R) <u>then</u> change(R) 4: v := read V
- 5: <u>if</u> (W=R) <u>then</u> return(v) 6: $\frac{v := read(V)}{v}$



