- Atomic register specification -

R. Guerraoui
Distributed Programming Laboratory
**lpdwww.epfl.ch**

# The application model

P2

P1

Registers

P3

Sequential execution

P1   R()   R()

P2   W(5)   W(6)

Sequential execution

R() -> 5

R() -> 6

P1 ├──────┤   ├──────┤

W(5)

W(6)

P2 ├──────┤   ├──────────┤

Concurrent execution

$R_1() -> ?$ $R_2() -> ?$ $R_3() -> ?$

P1

├─────────┤   ├─────────┤   ├─────────┤

W(5)   W(6)

P2

├──────┤   ├──────────────┤

Execution with failures

P1
$$R() \rightarrow ?$$
├────────────┤

P2

W(5)
├────────┤

W(6)   crash
├────╳

Safety

- ***An atomic register*** provides strong guarantees even when there is concurrency and failures

- The execution is equivalent to a sequential and failure-free execution (***linearization***)

Atomic register

- Every failed (write) operation appears to be either complete or not to have been invoked at all

And

- Every complete operation appears to be executed at some instant between its invocation and reply time events

Execution 1

$R_1() \rightarrow 5$ $R_2() \rightarrow 0$ $R_3() \rightarrow 25$

P1   ├──────┤   ├──────┤   ├──────┤

W(5)   W(6)

P2 ├────┤   ├────────────────┤

Execution 2

$R_1() \rightarrow 5$ $R_2() \rightarrow 6$ $R_3() \rightarrow 5$

P1 |———| |———| |———|

W(5)   W(6)

P2 |———| |——————————|

Execution 3

$R_1() \rightarrow 5$ $R_2() \rightarrow 5$ $R_3() \rightarrow 5$

P1   ├──────┤   ├──────┤   ├──────┤

W(5)   W(6)

P2   ├──────┤   ├──────────────┤

Execution 4

$R_1() \rightarrow 5$ $R_2() \rightarrow 6$ $R_3() \rightarrow 6$

P1   ├──────┤   ├──────┤   ├──────┤

W(5)   W(6)

P2   ├────┤   ├────────────────┤

Execution 5

R() -> 5

P1 |———————|

crash

W(5)   W(6)

P2 |——————————| |——✕

Execution 6

P1

R() -> 5   R() -> 6

|——————| |——————|

P2

W(5)

|————————————————|

W(6)   crash

|———✕

Execution 7

R() -> 6   R() -> 5

P1   ├──────┤ ├──────┤

crash

W(5)   W(6)

P2   ├──────────────┤ ├────✕

Correctness

- Execution 1: non-regular (safe)

- Executions 2 and 7: non-atomic (regular)

- Executions 3; 4, 5 and 6: atomic

Regular vs Atomic

- With one writer and no failed **Write(),** for a a regular register to be atomic, two successive **Read()** must not overlap a **Write()**

- The regular register might in this case allow the first **Read ()** to obtain the new value and the second **Read()** to obtain the old value