

#### When readers need to write?

- To improve complexity
   Reader-writer communication
- To facilitate multiple readers (atomic regs)
   Reader-reader communication



#### From SRSW regular to SRSW atomic

2

4

- The transformation would not work for multiple readers
- The transformation would not work without timestamps (variable t representing logical time)
- What is behind these limitations?

# Bound on SWSR atomic register implementations

Theorem 1:

- There is no wait-free algorithm that implements an (SWSR) atomic register using a finite number of (SWSR) regular register that can be written by the writer (of the atomic register).
- I.e., there is no "simple" solution w/o timestamps – readers need to write!



# The Proof (cont'd)

- Consider an execution in which the writer changes the value of the atomic register (reg\*) from 0 to 1 infinitely many times
- Let zeros[i] denote the state of reg after i-th write of 0 in reg\* (before its change to 1)
- reg can assume finite number of values ⇒ ⇒ there is a value v0 that appears infinitely many times in zeros[]

# The Proof (cont'd) Consider the changes of *reg*\* from 0 to 1, strating from the state v0 of *reg reg* can assume finite number of values ⇒ ⇒ there is a value vn that appears infinitely many times in *reg* upon changing *reg*\* from 0 to 1 ⇒ the state of *reg* changes infinitely many.

✓ ⇒ the state of *reg* changes infinitely many times from v0 to vn (when *reg*\* is changed from 0 to 1)

# The Proof (cont'd)

- Similarly (generalization): There must exist values v<sub>0</sub>, v<sub>1</sub>, ... v<sub>n</sub>, s.t.
  - (i) v<sub>0</sub> is the final value of *reg* after each of an infinite number of writes of 0 to *reg\**
  - (ii) v<sub>n</sub> is the final value of *reg* after each of an infinite number of writes of 1 to *reg\**
  - ✓ (iii)  $\forall i < n$ : *reg* is changed infinitely many times from v<sub>i</sub> to v<sub>i+1</sub> during infinely many changes of *reg*\* from 0 to 1



















- The transformation would not work for multiple writers
- The transformation would not work if the readers do not communicate (i.e., if a reader does not write)

# Bound on SWMR atomic register implementations

Theorem 2:

There is no wait-free algorithm that implements a (SWMR) atomic register using any number of (SWSR) atomic registers that can be written by the writer (of the SWMR atomic register).

19



20

As in the proof of Theorem 1









#### Summary

- The readers need to write in SWMR wait-free atomic implementations (out of weaker base objects)
  - Applies to implementing SWMR atomic from any number SWMR regular
    - We can implement SWMR regular from SWSR atomic
  - Even when the available space is unbounded
  - Reader Reader communication

#### From safe bits to an atomic one

- We focus on (wait-free) implementing SWSR atomic bit
- For the reader does not write:
- SWSR safe bit to SWSR regular bit Simple
- SWSR regular bit to SWMR regular multivalued O(N) in space and time

26

- SWMR regular to SWSR atomic
  - Timestamps (unbounded space)







### 3 bits are enough (Tromp's algorithm)

- 2 bits owned (written) by the writer V (for a value) and W (control flag)
- I bit owned by the reader (R control flag)
- When the writer (resp., reader) executes: If W=R then { ... }

#### We mean:

- ("1) r:=read R (resp., w:=read W)
- 2) if (W=r) then (resp., if w=R then)
- r (resp., w) is a local variable
- A copy of W (resp., R) is also stored localy

### Tromp's algorithm

• Write(v) 0: if old  $\neq$  v then 1: change V; 2: if W=R then 3: change W; 4: old:=v

# Tromp's algorithm

- Write(v)
- (0: if old  $\neq$  v then) 1: change V; 2: if W=R then 3: change W; (4: old:=v)

## Tromp's algorithm

#### • Write(v) 1: change V;

- 2: if W=R then
- change W; 3:

#### 2: x := read V

#### - Handshaking

 $W \neq R \Leftrightarrow$  there is a new value W=R ⇔ no new values

• Read() 1: if W=R then return v 3: if  $W \neq R$  then change R 4: v := read V 5: if W=R then return v 6: v := read V 7: return x

32

34

# Correctness

- Liveness straigthforward
- Safety a bit more difficult
- We first prove regularity Read-Write linearizability
- Then we show that a later Read never returns an older value than some preceding Read Read-Read linearizability

35



#### Correctness - Regularity (cont'd)

- Assume the Read r is not concurrent with any Write
- Let w be the last complete Write preceding the Read writing the bit b
  - If r returns in line 5 or 7 then the returned value has been read during r
     By safety of V, r returns b

37

39

41



#### Correctness - Regularity (cont'd)

- If r returns in line 1
  - ✓ then the reader saw W=R (in line 1)

  - There was a Read r' (s.t. r' precedes r) that changed R after the read of R in w started
    - To the writer would again make  $\mathsf{W}{\neq}\mathsf{R}$
    - i.e., r' changed R after change V in w completed
       Let r' be the first such Read
  - r In line 4 of r' reader reads v:=b (by safety of V)
  - All subsequent Reads read v=b (including r) until another Write is invoked



## Read-read linearizability (cont'd)

- $\checkmark$  Let  $\rho i$  be the read from V returned by ri (i=1..2)
- **Claim 1:**  $\rho$ 1 precedes  $\rho$ 2 ( $\rho$ 1 $\rightarrow$  $\rho$ 2)
  - ${\it r}\forall i \in \{1,2\} {:} \rho i {\in} r i \mbox{ or } \rho i \mbox{ is belong to some read that precedes } r i$
  - ✓ If  $\rho 2 \in r2$  Claim 1 is trivial (since r1→r2)
  - If  $\rho 2 \notin r2$ , r2 returns in line 1 and  $\rho 2$  is the latest v := read V (in line 4 or 6) that precedes r2

Read-read linearizability (cont'd) Claim 1 (cont'd):  $\rho 1$  precedes  $\rho 2$  ( $\rho 1 \rightarrow \rho 2$ ) It is not possible that  $\rho 2 \rightarrow \rho 1$ Observe that  $\rho 1 \neq \rho 2$  by (\*) If  $\rho 2 \rightarrow r1$  then r1 does not change v r1 returns in line 1 and  $\rho 1 = \rho 2$ If  $\rho 2 \in r1$   $\rho 1$  is a read V in line 2 or 4 of r1, or some earlier read, while  $\rho 2$  is a read V in line 4 or 6 of r1 Hence (by (\*))  $\rho 1 \rightarrow \rho 2!$ 





















