This is an old revision of the document!


The STMBench7 Benchmark

We have developed STMBench7: a benchmark for evaluating TM implementations. The benchmark aims at providing a workload that is both realistic and non-trivial to implement in a scalable way. The implementation (in Java and C++) contains a lock-based synchronization strategy that can serve as a baseline for comparison with various TMs.

Java Version

The new Java version (07.03.2008 Beta) of STMBench7 has been released. The new features and changes from the previous version (27.06.2007) are the following:

  1. Added correctness tests (useful for validating whether a given synchronization technique gives correct results):
    • Invariant tests: the implementation checks whether all the invariants of the benchmark data structure are preserved.
    • Sequential replay of a concurrent execution: the implementation can replay a concurrent execution sequentially in order to check for violations of the opacity property.
  2. The new version does no longer use AspectJ: the coarse-grained and medium-grained locking methods are now fully implemented in Java, without adding any additional overhead when they are not used.
  3. The build procedure now uses Apache Ant instead of make.

Note that the new version of the benchmark has a slightly different API. The new API is cleaner and easier to use with an STM, but may introduce problems when used with implementations using the old version of STMBench7.

  1. New version (07.03.2008 Beta) − source code and JAR binary file: stmbench7-07.03.2008-beta.tgz
  2. Old version (21.02.2007):

The Java version of STMBench7 is created/maintained by Michal Kapalka

C++ Version

The following files are available for download:

Older versions:

The C++ version of STMBench7 is created/maintained by Aleksandar Dragojevic.

Dragojevic A., Felber P., Gramoli V., Guerraoui R. (2011) Why STM can be more than a Research Toy. Communications of the ACM (CACM).

Afek et al. (2010) The VELOX Transactional Memory Stack. IEEE Micro Special Issue - European Multicore Computing. IEEE MICRO 30(5):76-87.

Dragojevic, A., Guerraoui, R. and Kapalka, M. (2008) Dividing Transactional Memories by Zero. 3rd ACM SIGPLAN Workshop on Transactional Computing (Transact 2008).

Guerraoui, R., Kapalka, M. and Vitek, J. (2007) STMBench7: A Benchmark for Software Transactional Memory. EuroSys.

stmbench7.1291975466.txt.gz · Last modified: 2010/12/10 11:04 by transactions
Trace: stmbench7
www.chimeric.de Valid CSS Driven by DokuWiki do yourself a favour and use a real browser - get firefox!! Recent changes RSS feed Valid XHTML 1.0